Reduction of the error in the hardware neural network
Abstract
Specialized hardware implementations of Artificial Neural Networks (ANNs) can offer faster execution than general-purpose microprocessors by taking advantage of reusable modules, parallel processes and specialized computational components. Modern high-density Field Programmable Gate Arrays (FPGAs) offer the required flexibility and fast design-to-implementation time with the possibility of exploiting highly parallel computations like those required by ANNs in hardware. The bounded width of the data in FPGA ANNs will add an additional error to the result of the output. This paper derives the equations of the additional error value that generate from bounded width of the data and proposed a method to reduce the effect of the error to give an optimal result in the output with a low cost.
Downloads
References
[2] Soren, K. R., “Hidden Neural Networks: Application to Speech Recognition,” Neural Computation V.11 1999, p. 54.
[3] Jayaraman, R., “Physical design for FPGAs,” Proceedings of the 2001International Symposium on Physical Design, Sonoma, CA, p 214-221.
[4] Dimond, K., and K. Pang, “Mapping VHDL descriptions of digital systems to FPGAs,” IEE Colloquium Digest: Computing and Control Division Colloquium on Software Support and Cad Techniques for FPGAS (Field Programmable Gate Arrays), n 094, p 9/1-9/3, 1994.
[5] Contreras, G, and Nava, P, “Design, Implementation and Testing of an FPGA-based Neuro-Coprocessor”, Dept. of Electrical and Computer Engineering, The University of Texas at El Paso 500 W, 2002.
[6] Advance Product Specification, “Virtex-E 1.8 V Field Programmable Gate Arrays”, DS022 (v1.0) December 7, 1999.
[7] Hikawa, H. “Implementation of Simplified Multilayer Neural Network with On-chip Learning,” Proc.of the IEEE International Conference on Neural Networks (Part 4), Vol. 4, 1999, pp 1633-1637.
[8] Schelin, C.W., “Calculator Function Approximation”, Am. Math. Monthly, vol.90, 1983.
[9] Max van Daalen, Peter Jevons, and John Shawe Taylor. A stochastic neural architecture that exploits dynamically recon_gurable FPGAs. Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, pages 202{211, April 1993.
[10] Oudjida, A.K., “High Speed and Very Compact Two’s Complement Serial/Parallel Multipliers Using Xilinx’s FPGA ”, CDTA/Microelectronics laboratory 128 Chemin Mohamed Gacem El-Madania 16075, Algiers,Algeria,1996.
Downloads
Published
Issue
Section
License
Copyright: Open Access authors retain the copyrights of their papers, and all open access articles are distributed under the terms of the Creative Commons Attribution License, which permits unrestricted use, distribution and reproduction in any medium, provided that the original work is properly cited. The use of general descriptive names, trade names, trademarks, and so forth in this publication, even if not specifically identified, does not imply that these names are not protected by the relevant laws and regulations. While the advice and information in this journal are believed to be true and accurate on the date of its going to press, neither the authors, the editors, nor the publisher can accept any legal responsibility for any errors or omissions that may be made. The publisher makes no warranty, express or implied, with respect to the material contained herein.
