Field Programmable Gate Array (FPGA) Model of Intelligent Traffic Light System with Saving Power

  • Ali Hashim Jryian Department of Mechanics /Institute of Technology- Baghdad
Keywords: Intelligent Traffic light system, Intelligent Traffic light controllers, Traffic light algorithm, FPGA, Xilinx ISE 9.2i

Abstract

In this paper, a FPGA model of intelligent traffic light system with power saving was built. The intelligent traffic light system consists of sensors placed on the side's ends of the intersection to sense the presence or absence of vehicles. This system reduces the waiting time when the traffic light is red, through the transition from traffic light state to the other state, when the first state spends a lot of time, because there are no more vehicles. The proposed system is built using VHDL, simulated using Xilinx ISE 9.2i package, and implemented using Spartan-3A XC3S700A FPGA kit. Implementation and Simulation behavioral model results show that the proposed intelligent traffic light system model satisfies the specified operational requirements.

Downloads

Download data is not yet available.
Published
2012-12-31
How to Cite
Jryian, A. (2012). Field Programmable Gate Array (FPGA) Model of Intelligent Traffic Light System with Saving Power. Al-Khwarizmi Engineering Journal, 8(4), 96 - 105. Retrieved from https://alkej.uobaghdad.edu.iq/index.php/alkej/article/view/151
Section
Articles